Cadence® University Program Member

Welcome to the Cadence design tool pages of the Department of Electrical and Computer Engineering at State University of New York at Binghamton. This page contains information about the courses and research projects that make use of the Cadence design tools. Students and faculty of the Department of Electrical and Computer Engineering use Cadence tools extensively for both education and research purposes.

Research Projects:

Design physical unclonable function circuits to provide hardware-based secret keys. The analysis requires circuit schematics, timing analysis, and possibly layout-level design to determine sizes, variation, timing, and power. Layout- and circuit-level analyses are required to fully understand the on-chip behavior of these devices.

At ever smaller transistor sizes, variation increases to become a significant factor in the timing and power of CMOS chips. This project explores alternatives to conventional CMOS circuits, such as domino logic or DCVSL, with the intent of finding pockets of superiority for replacing CMOS in near-threshold computing in the high-variation chip.

  • Balanced Rank Modulation for Next Generation Flash Memories (Dr. Christopher Twigg) : 

This project utilizes neuromorphic analog approaches to non-volatile memory encoding/decoding by leveraging the relative ranks of cell sets rather than absolute cell levels. This extends the lifetime of the memory cells and makes them more robust to disturbance mechanisms, such as temperature and charge leakage.


This course will provide an overview of the MOS transistor, circuit characterization and performance estimation. Specifically, the course covers CMOS layout design rules, CMOS logic families, basic cell designs (gates, latches, memory cells, etc.), floor planning. Project involves use of Cadence design tools to design a small chip (such as a small CPU, associative memory, array multiplier) that will eventually be fabricated using the MOSIS facilities.

Advanced issues in VLSI microprocessor design: datapath and control design techniques and tradeoffs, using cell libraries of datapath components. Team project involves the specification, design, and implementation of a (pipeline) RISC CPU that will eventually be fabricated using the MOSIS facilities.

All courses require advanced design projects. For VLSI courses usage of Cadence Design tools is required. For EECE 455/574, students can use Cadence design tools to extract transistor parameters for performance analysis in HSPICE. Cadence is also used by our colleagues in the Department of Computer Science in courses such as CS 514, CS 515, CS 520.

"Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise. Please to use this information is at your own risk. We recommend using it on a copy of your data to be sure you understand what it does and under what conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment."

Cadence® is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134

ece  Comments and additions should be sent to: Prof. Zhanpeng Jin.

Last Updated: 6/3/16